Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
Master's
Saved in:
主要作者: | TAN PANG HOAW, JIMMY |
---|---|
其他作者: | ELECTRICAL & COMPUTER ENGINEERING |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2011
|
主題: | |
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/18902 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | National University of Singapore |
語言: | English |
相似書籍
-
Simulation and fabrication of an interposer for electrical testing of fine-pitch wafer-level packages
由: DENG CHUN
出版: (2011) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
由: Jayabalan, J., et al.
出版: (2014) -
A novel test strategy for fine pitch wafer-level packaged devices
由: Jayabalan, J., et al.
出版: (2014) -
Bed of nails(B0N) - 100 microns pitch wafer level off-chip interconnects for microelectronic packaging applications
由: VEMPATI SRINIVASARAO
出版: (2010) -
Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
由: JAYASANKER JAYABALAN
出版: (2011)