Simulation based analysis of cycle time and throughput in semiconductor assembly process integration
The aim of this dissertation is to provide an understanding of the impact of process integration applied to an assembly end-of-line process.
Saved in:
主要作者: | Muruhathasan Yogathasan. |
---|---|
其他作者: | Sivakumar, Appa Iyer |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/6171 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Cycle time optimization of semiconductor wafer fabrication system using simulation
由: Kyaw, Soe Nyunt.
出版: (2008) -
Intelligent hybrid simulation modelling environment for cycle time management of semiconductor wafer fabrication
由: Lim, Wei Dong.
出版: (2008) -
Job scheduling of batch furnace processing in semiconductor wafer fab using simulation approach
由: Subramanian Harhara Subramanian.
出版: (2008) -
IDEF* modeling of a post-assembly IC (Integrated Circuit) manufacturing process
由: Sim, Alvin Chin Beng.
出版: (2008) -
Cycle time reduction of a watch manufacturing line by using cycle time management
由: Chan, Keng Mun.
出版: (2008)