VLSI implementation of Reed Solomon encoder and decoder chip
This report represents the VLSI design implementation of the Reed Solomon Encoder and Decoder. The overall architecture, design, simulation and synthesis of the Reed Solomon Encoder and Decoder, as well as the internal modules are discussed in detail.
Saved in:
主要作者: | Lau, Luh Chyuan. |
---|---|
其他作者: | Ho, Duan Juat |
格式: | Theses and Dissertations |
出版: |
2008
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/4561 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Development of reed-solomon code encoder and decoder for satellite data communications
由: Gunawan, Erry., et al.
出版: (2008) -
Internal microprobing at VLSI chips
由: Liu, Po Ching., et al.
出版: (2008) -
VLSI implementation of a neuron
由: Yan, Yan
出版: (2011) -
VLSI design & implementation for system-on-chip applications
由: Sreya Banerjee.
出版: (2013) -
VLSI implementation of a motion compensator chip for video decoding
由: Loh, Kian Meng.
出版: (2008)