A novel analog-to-residue conversion scheme based on clock overlapping technique

A novel analog-to-residue conversion scheme based on clock overlapping technique

Residue Number System (RNS) offers significant advantages over conventional number system in terms of parallel signal processing and power consumption. This makes it ideally suitable for communication, computer security, digital signal processing, in which long word addition and multiplication are i...

Saved in:

書目詳細資料
Main Authors:	Huang, Qi, Zhu, Di, Siek, Liter
其他作者:	School of Electrical and Electronic Engineering
格式:	Conference or Workshop Item
語言:	English
出版:	2013
主題:	DRNTU::Engineering::Electrical and electronic engineering
在線閱讀:	https://hdl.handle.net/10356/106524 http://hdl.handle.net/10220/17519 http://dx.doi.org/10.1109/ISCAS.2012.6272005
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

A novel analog-to-residue converter for biomedical DSP application
由: Zhu, Di, et al.
出版: (2013)

Direct analog-to-residue conversion
由: Huang, Qi
出版: (2014)

A compact 16-bit dual-slope integrating circuit for direct analog-to-residue conversion
由: Tang, Howard, et al.
出版: (2013)

High resolution analog to digital converter
由: Siek, Liter.
出版: (2008)

High speed, low jitter CMOS analog PLL for clock recovery application
由: Sudhaleswar Behera.
出版: (2008)

The design of clocked-comparator-based time-interval measurement circuit for pulse ToF measurement
由: Limi Jaya, Gibran, et al.
出版: (2020)

An unclocked analog-to-digital converter
由: Siek, Liter, et al.
出版: (2021)

Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop
由: Siek, Liter, et al.
出版: (2018)

A fully digital green LDO regulator dedicated for biomedical implant using a power-aware binary switching technique
由: Kok, Chiang-Liang, et al.
出版: (2013)

Energy-efficient analog-to-digital conversion for in-memory computing
由: Yang, Chufeng
出版: (2022)

Power- and area-efficient analog-to-digital conversion for in-memory computing
由: Wu, Yiheng
出版: (2021)

Low power integrated circuit design with stacking technique
由: Sun, Zhuochao, et al.
出版: (2013)

Power- and area-efficient analog-to-digital conversion for in-memory computing
由: Hans, Michael
出版: (2023)

A 0.058 mm2 24 µw temperature sensor in 40 nm cmos process with ± 0.5 ◦c inaccuracy from −55 to 175 ◦c
由: Zhu, Di, et al.
出版: (2019)

Analysis of energy consumption bounds in CMOS current-steering digital-to-analog converters
由: Chacón, Oscar Morales, et al.
出版: (2022)

Novel edge comparator with input time hysteresis for improved edges arbitration
由: Teh, Jian Sen, et al.
出版: (2021)

Photonic analog-to-digital conversion and photonic microwave signal generation
由: Wong, Jia haur
出版: (2013)

Online learning and clock-in web platform
由: Han, Weiqin
出版: (2020)

Clock and data recovery circuits
由: Adaikkalam Raguraman
出版: (2010)

Clock data recovery circuits
由: Ong, Henry Kok Fong.
出版: (2011)

A novel permanent magnet vernier motor with integral-slot non-overlapping concentrated windings
由: Yong, Gillian Ying
出版: (2024)

Fabrication and characterisation of microelectronic devices, circuits and systems III
由: Siek, Liter.
出版: (2008)

A novel ultra-low power two-terminal zener voltage reference
由: Kok, Chiang-Liang, et al.
出版: (2013)

Power optimization in clock tree synthesis
由: Jagirdar Agathya
出版: (2018)

Low power CMOS clocked storage elements
由: Lakshman,Srivibhav
出版: (2020)

A single-stage direct-conversion AC-DC converter for inductively powered application
由: Low, Qiong Wei, et al.
出版: (2019)

Conversion and control techniques in microgrids
由: Liu Xiong.
出版: (2013)

A 0.9-V input PWM DCM boost converter with low output ripples and fast load transient response based on a novel square-root voltage mode (SRVM) control approach
由: Luo, Hao, et al.
出版: (2021)

An ultra-fast 65nm capacitorless LDO regulator dedicated for sensory detection using a direct feedback dual self-reacting loop technique
由: Kok, Chiang-Liang, et al.
出版: (2013)

A continuous switching mode step-down switched-capacitor regulator with inrush current control scheme
由: Yu, Chengyue, et al.
出版: (2021)

Design of an ultra-low-voltage CMOS relaxation clock oscillator
由: Zhao, Bingbing
出版: (2023)

Design of a high speed CMOS analog comparator
由: Chen, Qi.
出版: (2010)

Low power clock-gated CMOS circuits
由: Liu, Youyang.
出版: (2013)

Modeling and technique to improve PSRR and PS-IMD in analog PWM class-D amplifiers
由: Ge, Tong, et al.
出版: (2010)

Fast timing analysis of clock networks considering environmental uncertainty
由: Wang, Hai, et al.
出版: (2012)

A digital time skew calibration technique for time-interleaved ADCs
由: Qiu, Lei, et al.
出版: (2016)

Design of a flash analog-to-digital converter using threshold inverter quantization (TIQ) technique
由: Murni Hasan.
出版: (2010)

The modelling and design of a current steering digital-to-analog converter (CS-DAC)
由: Qi, XinYao
出版: (2023)

Overlap clocking technique for 10 bit 50MHz 3V D/A converter
由: Bhatt, Ansuya, et al.
出版: (2014)

An innovative solar energy conversion technique for sustainable building
由: Phyo Thein, Aung
出版: (2015)